Abstract-We propose a new global routing area estimation approach for high-performance very large scale integration and multichip modules (MCM's). The objective is to route nets with minimum density of global cells, producing a four-bend routing for each two-terminal net. We propose an approximate upper bound on global cell 2 log( (2 )), in an two-dimensional array, where is the estimated lowerbound density. The total wirelength is (2 + )4 3, where + = 1 and is the percentage of diagonal combinations and is the percentage of adjacent combinations of nets. If (this assumption holds since a good placement minimizes the longer wires), then the total wirelength is at most 2 . By counting on the adjacent and diagonal combinations separately in the cost function, 4 3 log( (4 3) ). We verified that the bound obtained are realistic in the worst case. A solution to this problem can be used for quick estimation of necessary wiring space (for standard cell array designs) and difficulty of routing (for gate array designs) in the early design planning stage.
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I. INTRODUCTION
As physical feature sizes decrease, the time delay of electrical signals traveling in the interconnect between active devices and gates is approaching the delay through the devices and gates. Thus, physical interconnections delay will overtake gate delays as a design concern by the year 2000, mandating a shift in the physical design flow for deepsubmicrometer. Therefore, iterations between synthesis and layout increase dramatically due to timing and routability problems. The key to solving this problem is knowing more about the physical design, i.e., placement and estimated interconnect, early in the design cycle. Motivated by the above, in this paper, we propose a wiring space estimation scheme that has an important application in quick estimation of necessary wiring space and difficulty of routing in the early design planning stage (e.g., high-level synthesis step). We also propose a upper bound on total wire length. Therefore, in the early design stage. for example, during high-level synthesis step, we perform a quick placement followed by our quick global wire estimation algorithm introduced in this paper. By doing so, we can effectively estimate the cost of the chip using the quick estimation of wiring space, and also estimate the power consumption due to the total wire capacitance by computing the upper bound on the total wirelength. This paper is organized as follows. In Section II, we define and formulate the problem. In Section III, we describe a global routing estimation scheme in top-down hierarchy. In Section IV, we obtain a lower-bound density of global cells. In Section V, we obtain an approximate upper-bounds for the worst case density of global cells needed to route nets using at most four bends per net. The bound is computed based on a top-down recursion using four-way partitioning (i.e., structured as a quad tree). Also a upper bound on total wirelength is derived. The verification and conclusion of this paper are given in Sections VI and Section VII, respectively.
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II. PROBLEM FORMULTAION
We adopt the global routing environment involving n two-terminal nets in two-dimensional (2-D) arrays (Fig. 1) . A net i 2 N consists of two terminals. We assume that a path goes from cell to cell, rather than from grid-point to grid-point. Each plane consists of a 2-D m2m grid, being a square tessellation of the plane, with 1 21 being the basic cell-grid size. Therefore, each cell contains at most one pin. We define the global density of the problem as follows. We aim to minimize d R . The minimum d R is referred to as an optimal density, denoted by d opt .
Definition II.2: (global routing) The problem of global routing (i.e., to estimate the wiring space) can be defined as follows. Given a netlist with a placement information, find a global routing with a minimum global density of a channel.
Global routing determines, given terminal locations for each net (i.e., a given a placement of cells), a path of global cells through which the nets will be routed. The global analysis of the routing region leads to "uniform" density distribution. Global routing is known to be NP-complete even in the case of one-bend routing of two-terminal nets [4] . For the routing problem in 2-D arrays, there have been various approaches based on hierarchical wiring [1] , [3] , [5] , sequential methods [2] , [4] , [8] , simulated annealing [10] , linear programming [6] , and multicommodity flow [9] . A quick heuristic is necessary for estimation of necessary wiring space and difficulty of routing in the early design planning stage. Consider the routing region with uniformly distributed pins. Then, it is often true that global density will be lower if we route the nets with less bends (even though there exists cases where the number of bends is not proportional to the density). Thus, constraining the number of bends produces a "quick" and a "good" global routing. The global routing leads to a "good" wiring space estimation.
0278-0070/00$10.00 © 2000 IEEE Karp et al. [4] proposed an approximate upper bound on global cells which is m=2 in an m 2 m arrays. Sarrafzadeh et al. [8] proposed a bottom-up hierarchical global routing with a density of global cells O(dopt log(s=dopt)),where s is the span of nets and dopt is the optimal channel density. In this paper, the bound derived by [8] is improved and the new wire length upper-bound is derived.
III. QUADRISECTION MAP TOP-DOWN GLOBAL ROUTING
The hierarchical approach has a great attraction such that each level of hierarchy has a manageable-size problem that can be solved exactly. Two top-down partitioning paradigms have been introduced. One is to partition a routing region into four square subregions successively (we refer to it as the quad-tree) [3] . The other is to bipartition subregions on the basis of binary cut trees, dividing the routing region vertically or horizontally in a single partition step [5] . The quad-tree approach is more precise than the approach of binary cut trees. The former yields a truly 2-D routing paradigm, while the latter results in a one-dimensional partitioning procedure to solve the 2-D routing problem. There are two ways of forming the partitioning size: area-based partitioning (slice or rectangular) and point-based partitioning. The former with square bucketing is sufficient since in deep-submicrometer layouts their routing substrates are very dense and pins are usually distributed evenly over the plane. Therefore, we process the top-down recursion by first partitioning the top level, representing the whole routing region into four square subregions as in Fig. 1 . That is, a quadrisection having four quadrants is considered at each node of the quad-tree. For an m 2m grid (without loss of generality, we assume that m is a power of 2), there are log 2 m (i.e., 0; 1; . . . ; log 2 m 0 1) levels of 2-D arrays. That is, level 0 is the top-most level, consisting of a 2 2 2 array, while level log 2 m01 is the bottom-most level, consisting of an m2m array. We define log m to be log 2 m throughout the paper. The approximate density lower-bound d 0 can be calculated in O(n log m) time. 
V. COMPUTING THE WORST CASE APPROXIMATE UPPER-BOUND DENSITY
Definition V.1: (net patterns) As shown in Fig. 3 , there are two types of nets in our four-bend routing.
• Type 1 (adjacent combination): one terminal is in Q k and the other terminal is in Q(k + 1) mod 4 .
• Proof: To distribute nets evenly over cutlines, for Type 1 nets, we need at most d(f max 1 + f max 2 )=2e tracks to be routed by crossing a single cutline. Type 1 nets can be routed using two patterns, detour (routed by crossing the three cutlines) and straight (routed by crossing the single cutline) connections. We need at most d(fmax 10fmax 2)=2e nets to be routed with detour connection if fmax 1 0 fmax 2 2. For Type 2 nets, we need at most d(f 13 + f 24 )=2e tracks since the nets are distributed evenly over two cutlines. In all, we need at most d(f 13 + f 24 + f max 1 + f max 2 )=2e tracks.
For example, in Fig. 2(a) , d R = (f max 1 + f max 2 )=2 = (f 14 + f12)=2 = (3 + 1)=2 = 2, and in Fig. 2(b) , dR = (f13 + f24)=2 = 2. Now, we obtain an upper-bound on the worst case global density as follows.
Theorem 1: (worst case upper-bound density) There is an approximation algorithm achieving the density of global cells, Let us assume that at each level we maintain the following invariants.
• Invariant: at most 2(i + 1)d 0 tracks are requires at each channel on the cutline of each square subregion at level i. We want to show that at level i, the invariant is maintained so that the bottom of the density of each global cell is, d R d2d 0 2 log(m=(2d 0 ))e. Therefore, we obtain a upper-bound global density, d R 2d0 log(m=2d0) at the bottom of the recursion. Therefore, the total wiring area is at most (m 2 2d 0 log(m=2d 0 )) 2 . The time complexity of computing the upper-bound only depends on computing time of the lower-bound density d0, thus, the upper-bound can be achieved in time O(n log m). 
VI. VERIFICATION
To verify the approximation scheme, we tested with two types of instances: single-level instances and multiple-level instances as follows.
For single-level instances, as we see in Table I , the approximation bound derived in this paper was same as the optimal case in most of instances. Here, 2-b (respectively, 4 0b) represents an optimal solution with allowing at most two bends (respectively, four bends) per net for the worst case instances. In this table, "The. 5.1" (respectively, "Corollary 5.2") represents the results of applying the bound derived in Theorem 5.1 (respectively, Corollary 5.2).
Next we observe the multiple-level instances. For the well-distributed and localized two-level instances, e.g., as in Fig. 3 , where d R 2d 0 log s=(2d 0 ), where s is the span of nets. In Fig. 3 , the wires depicts the global routes for two-terminal nets. The more general multiple-level instances such that density-centric spots exists are shown in Fig. 4 . The filled region in Fig. 4 represents the wire congestion spots. The darker the region filled, the denser the routing congestion in the region.
In the density-centric spots, the routing density is increased by 2d0 in the worst case at each level of the top-down hierarchy. Therefore, due to the density-centric spots, i.e., the darkest four spots, d R is close to 2d 0 log(m=(2d 0 )), as shown in Theorem 5.1.
VII. CONCLUSION
In this paper, by incorporating the flat approximation into routing of each level of top-down recursion, we obtain in O(n log m) time a new and tight approximate lower and upper-bound on the worst case density of global cells. We observed that 2d0 dR 2d0 log(m=(2d0)), in an m 2 m 2-D array, where d0 is the worst case lower-bound density. We showed the total wirelength required to route nets in an m 2 m 2-D array is at most 2m 2 d0. By counting on the adjacent and diagonal combinations separately in the cost function, d R d4d 0 =3e 2 log(dm=(4d 0 =3)e). We verified that the bound obtained are realistic in the worst case. We noted that placement congestion is necessary to find a more tight bound since s depends on the net distribution and net span, where d R 2d 0 log(s=(2d 0 )).
